empathicqubit/AppleWin
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Serial-over-TCP: Receive wasn't setting the ASIC's Status register's interrupt bit. (Fix #308)

Browse source
This commit is contained in:
tomcw 2017-12-19 21:35:04 +00:00
parent 792a79bb00
commit 7e38429766
1 changed files with 1 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
source/SerialComms.cpp
View file

@ -401,6 +401,7 @@ void CSuperSerialCard::CommTcpSerialReceive()
if (m_bRxIrqEnabled && !m_qTcpSerialBuffer.empty())
{
CpuIrqAssert(IS_SSC);
m_vbRxIrqPending = true;
}
}
}