NovaSquirrel
|
c0e249e993
|
Revert "Merge branch 'reformat_code'"
This reverts commit daf3b57e89, reversing
changes made to 7a6e0b7d77.
|
2021-03-10 11:13:28 -05:00 |
|
Vladimir Kononovich
|
3764af908f
|
Reformat Core (Resharper)
|
2020-12-19 23:30:09 +03:00 |
|
Sour
|
884aa1abcc
|
Minor performance improvements (5-15%)
|
2020-06-24 18:43:49 -04:00 |
|
Sour
|
d204485153
|
Added Super Game Boy support
Missing support for SGB2's timings and still needs a few tweaks and more testing
|
2020-06-18 00:58:39 -04:00 |
|
Sour
|
5f055110fa
|
Added Game Boy support
CPU/APU are decent - PPU is still just a scanline renderer
No Super Game Boy support yet
|
2020-05-18 16:11:08 -04:00 |
|
Sour
|
71d0ac693a
|
Debugger: Improved GSU disassembly/debugger
|
2020-02-23 15:58:14 -05:00 |
|
Sour
|
ac7c2e9953
|
DMA: Fixed regression when trying to DMA to B bus registers using A bus address
Fixes regression with Krusty
|
2019-12-10 17:51:35 -05:00 |
|
Sour
|
73c1a90833
|
NMI/IRQ: Fixes and refactoring to attempt to better represent the hardware
Fixes Power Rangers - The Fighting Edition having partially corrupted graphics during fights
|
2019-12-05 22:13:39 -05:00 |
|
Sour
|
6b85b6a579
|
MSU1 support
|
2019-11-01 21:15:11 -04:00 |
|
Sour
|
0bcb2d800e
|
Save States: Fixed corruption on some save states/rewinding caused by work ram address not being saved
|
2019-10-14 17:10:56 -04:00 |
|
Sour
|
9aba01ba0c
|
Added cheat code support (GG & PAR)
|
2019-10-12 22:40:25 -04:00 |
|
Sour
|
0cd378c92d
|
CX4 support (+ trace logger)
|
2019-08-03 23:43:51 -04:00 |
|
Sour
|
33cee67e61
|
Added GSU (Super FX) support
|
2019-07-30 22:43:32 -04:00 |
|
Sour
|
fe470dd87a
|
SA-1 support (still missing a few rarely used features)
|
2019-07-25 22:22:09 -04:00 |
|
Sour
|
f720c39215
|
Fixed some clang/gcc warnings
|
2019-07-18 16:54:24 -04:00 |
|
Sour
|
add1523e31
|
Refactor code for memory mappings
|
2019-07-15 18:30:13 -04:00 |
|
Sour
|
1f18728acb
|
Fixed console components leaking when power cycling
|
2019-07-13 00:02:51 -04:00 |
|
Sour
|
d46c8c3fa4
|
Refactored master clock code to improve performance
|
2019-07-12 23:55:18 -04:00 |
|
Sour
|
667aed6f7b
|
PPU: Refactoring and optimizations
|
2019-07-12 23:53:47 -04:00 |
|
Sour
|
26bf239cee
|
PPU: Cycle-by-cycle sprite evaluation & fetching
Not 100% accurate, but much better than doing it all at once
|
2019-07-10 22:50:12 -04:00 |
|
Sour
|
353a13963b
|
PPU: Fetch sprites tile data from H=272 to 339
|
2019-07-08 15:24:43 -04:00 |
|
Sour
|
d2ee975c65
|
PPU: Moved bg tile prefetch to H=0
|
2019-07-08 09:18:38 -04:00 |
|
Sour
|
f282675003
|
Initialize all ram (vram, cgram, oam, work ram, save ram) based on ram power on state setting
|
2019-07-06 14:25:51 -04:00 |
|
Sour
|
5d79229f3a
|
CPU: Added cycle-by-cycle emulation for mul & div registers
|
2019-07-06 09:29:35 -04:00 |
|
Sour
|
6032728699
|
CPU: Reads should happen slightly earlier within a CPU cycle compared to writes
Fixes Rendering Ranger R2 freeze on stage start
|
2019-07-06 09:21:57 -04:00 |
|
Sour
|
937f927850
|
Cart: Change SRAM mappings for lorom depending on cart size
(Fixes Wanderers from Ys)
|
2019-06-30 20:17:29 -04:00 |
|
Sour
|
c74253c01e
|
Debugger: Breakpoint improvements/refactoring
|
2019-04-27 12:10:31 -04:00 |
|
Sour
|
e203d40e6f
|
IRQ: Fixed regression that caused IRQs on H=0 to never fire
|
2019-04-20 18:52:07 -04:00 |
|
Sour
|
7bc96a867d
|
Performance improvements and refactoring for timing changes
|
2019-04-20 14:17:34 -04:00 |
|
Sour
|
984b1be481
|
Timing improvements (DMA, HDMA, DRAM refresh, CPU cycles)
|
2019-04-20 14:17:32 -04:00 |
|
Sour
|
8dee056dda
|
DMA: Improved DMA/HDMA timing
Wait 1 cpu cycle before starting then sync to the next multiple of 8 and sync back to a multiple of a CPU cycle before stopping
|
2019-04-11 22:34:28 -04:00 |
|
Sour
|
f8392d2f65
|
Debugger: SPC trace logging
|
2019-04-06 17:38:14 -04:00 |
|
Sour
|
41ee29d650
|
Debugger: Improved memory tools performance
|
2019-03-28 22:45:01 -04:00 |
|
Sour
|
bb0c8b1f10
|
DMA: Fix behavior when trying to write to B bus registers using the A bus (and when trying to read/write DMA registers using DMA) + fixed DMA wrapping when it reaches the end of a bank
|
2019-03-16 16:36:58 -04:00 |
|
Sour
|
63f6de6a8e
|
Core: Reset/Power Cycle support (+ fixed power on state for DMA controller)
|
2019-03-16 12:20:18 -04:00 |
|
Sour
|
73913e1f0c
|
Save state support
|
2019-03-12 09:15:57 -04:00 |
|
Sour
|
a018f1129a
|
DMA: Restrict $2080<->WRAM DMA behavior based on tests
|
2019-03-09 14:27:32 -05:00 |
|
Sour
|
348da3879b
|
Core: Open bus improvements
|
2019-03-09 00:31:54 -05:00 |
|
Sour
|
3214c7ff29
|
WRAM: Fixed missing wram mirrors at $3F and $BF
|
2019-03-08 21:42:27 -05:00 |
|
Sour
|
7211eece7c
|
CPU/PPU: Improved timings
|
2019-03-08 10:27:16 -05:00 |
|
Sour
|
0ada7f9d2f
|
Debugger: Added Event Viewer
|
2019-03-07 20:12:32 -05:00 |
|
Sour
|
5b35a8333a
|
Fixed issues/crashes when loading games with sram sizes below 4kb
|
2019-03-06 22:23:50 -05:00 |
|
Sour
|
4139f6dca8
|
CPU/PPU: Improved timing and implemented catch-up in PPU when registers are written to in the middle of a scanline
|
2019-03-04 17:49:14 -05:00 |
|
Sour
|
8502581a1d
|
Debugger: Breakpoint support
|
2019-03-01 20:27:49 -05:00 |
|
Sour
|
c9eb9cef52
|
Debugger: Show effective address/memory value in disassembly + update trace logger to use the same code
|
2019-02-28 16:53:04 -05:00 |
|
Sour
|
4ee2c42663
|
Memory manager refactoring
|
2019-02-26 22:27:09 -05:00 |
|